Kandou Uses Cadence Analog/Mixed-Signal Timing and Power Signoff Tools to Deliver High-Speed SerDes PHY IP Design on 28nm Process
To meet strict timing and power specifications for this advanced analog/mixed-signal design, Kandou used the OpenAccess-based Cadence Virtuoso® Digital Signoff Timing Solution, which is integrated with the Tempus™ Timing Signoff Solution to provide timing signoff accuracy. In addition, Kandou used the Virtuoso Digital Signoff Power Solution, which is integrated with the Voltus™ IC Power Integrity Solution and the Voltus-Fi Custom Power Integrity Solution to provide power signoff accuracy. The Quantus™ QRC Extraction Solution and the Spectre® Accelerated Parallel Simulator (APS) provided Kandou with a foundry-certified, silicon-accurate, analog/mixed-signal signoff solution.
Using Cadence’s advanced mixed-signal signoff solution, Kandou achieved timing and power results that correlated within one percent of silicon. The Cadence tools also eliminated the need for further silicon debugging and allowed Kandou to produce a reliable design that yielded a transmission bit error rate (BER) under 1E-15. Kandou was able to achieve their aggressive data throughput goals while reducing power consumption when compared with a traditional, standard DDR3 interface.
For more information on the Cadence tools, please visit www.cadence.com/news/virtuosodigitalsignoffsolution.
“By using a complete set of Cadence mixed-signal timing and power signoff solutions, we can ensure that our designs are accurate while also increasing our productivity,” said Anant Singh, senior director of engineering at Kandou Bus. “We were able to detect high current spikes and reduce noise levels on the analog and digital blocks, and we also resolved layout issues by analyzing simulation results early in the process. As a result, we were able to deliver a reliable, high-speed SerDes PHY IP design to our customers in far less time than expected.”